Abstract-We have previously demonstrated that use of an appropriate Dynamic Voltage Scaling (DVS) algorithm can lead to a substantial reduction in CPU power consumption in systems employing a time-triggered cooperative (TTC) scheduler. In this paper, we consider the impact that the use of DVS has on the levels of both clock and task jitter in TTC applications. We go on to describe a modified DVS algorithm (TTC-jDVS) which can be used where low jitter is an important design consideration. We then demonstrate the effectiveness of the modified algorithm on a data set made up of artificial tasks and in a realistic case study.
D
YNAMIC Voltage Scaling (DVS) has been developed as a means of balancing performance and power consumption in embedded systems [17] , [21] , [26] , [30] , [34] , [40] , [41] . DVS achieves a reduction in power consumption by lowering the supply voltage of the CPU when the full performance is not required. We have previously demonstrated that DVS can be very simply and effectively applied in embedded systems employing a time-triggered, cooperative (TTC) scheduler [27] , [28] , otherwise known as a "cyclic executive" [20] .
As Locke [20] has noted, simple TTC architectures are particularly effective in systems where low task jitter is a key design consideration. However, the overhead involved in applying DVS in TTC designs is comparatively large and highly variable [27] : As a result, use of voltage scaling techniques can be expected to introduce jitter in both the system ("tick") timing and in the task timing. TTC architectures are widely used in applications, such as those involving control or data acquisition, where such jitter can have serious implications. For example, Cottet and David [6] show that-during data acquisition tasks-jitter rates of 10 percent or more can introduce errors which are so significant that any subsequent interpretation of the sampled signal may be rendered meaningless. Similarly, Jerri [13] discusses the serious impact of jitter on applications such as spectrum analysis and filtering. Also, in control systems, jitter can greatly degrade the performance by varying the sampling period [22] , [38] .
In this paper, we consider ways of minimizing the jitter levels in single-processor embedded systems employing a TTC architecture and DVS. We are particularly concerned with the impact of DVS on scheduler tick drift and with the knock-on effects of DVS-induced variations in scheduler overhead and task duration.
Note that, while the empirical results presented are from a single processor platform, we will seek to demonstrate that the results obtained are applicable to a wide range of both System-on-Chip (SoC) and "traditional" embedded CPU platforms: We discuss this matter in Section 7.3.
The paper is organized as follows: In Section 2, we explain in more detail what is meant by time-triggered cooperative (TTC) scheduling. We then go on to describe how DVS has been applied in systems with a TTC architecture. In Section 3, the jitter problems in DVS systems are described. We propose an algorithm-TTC-jDVS-for reducing jitter in a system scheduled using the TTC-DVS algorithm in Section 4. TTC-jDVS is evaluated in Section 5. We study the impact of this algorithm on a realistic application in Section 6. In Section 7, we compare the results obtained in this study with those obtained by other researchers and consider the application of TTC-jDVS on a wide range of hardware platforms. We present our conclusions in Section 8.
IMPLEMENTING DVS IN TTC SYSTEMS
In this section, we briefly explain what is meant by timetriggered cooperative (TTC) scheduling. We then describe how DVS has been applied in systems with such a software architecture.
TTC Scheduling
Embedded software is often described in terms of communicating tasks (e.g., [24] , [37] ). The various possible system architectures may then be characterized in terms of these tasks: For example, if the tasks are invoked by aperiodic events (typically implemented as hardware interrupts), the system may be described as "event triggered" [24] . Alternatively, if all the tasks are invoked periodically (say, every 10 ms), under the control of a timer, then the system may be described as "time triggered" [15] . The nature of the tasks themselves is also significant. If the tasks, once invoked, can preempt (or interrupt) other tasks, then the system is said to be "preemptive"; if tasks cannot be interrupted, the system is said to be cooperative (or "nonpreemptive").
Various studies have demonstrated that, compared to preemptive schedulers, cooperative schedulers have a number of desirable features, particularly for use in safety-related systems [4] , [24] , [39] . For example, Bate [4] identifies the following four advantages of cooperative scheduling:
1. The scheduler is simpler. 2. The overheads are reduced. 3. Testing is easier. 4. Certification authorities tend to support this form of scheduling. Of the various possible cooperative designs, timetriggered cooperative (TTC) designs-also know as cyclic executives (e.g., see [3] , [20] )-are particularly attractive. These static schedulers can, if used appropriately, help to produce systems with highly predictable patterns of behavior, minimal resource requirements [33] and low levels of task jitter [20] . Such characteristics are particularly useful in cost-sensitive applications where reliability is an important design consideration, such as the automotive sector (e.g., [2] ) and portable medical equipment [27] . Applications in control applications (e.g., [14] ) and data acquisition (e.g., [32] ) are also common.
When a TTC architecture is found to be appropriate, the scheduler is usually implemented using a hardware timer, which will be set to generate interrupts on a periodic basis (e.g., [31] , [32] ), typically at "tick" rates of around 1 KHz (that is, with "tick intervals" of around 1 ms).
In most cases, the tasks will be executed from a dispatcher (function), invoked after every scheduler tick. The dispatcher examines each task in its list and executes (in priority order) any tasks which are due to run in this tick interval. The scheduler then places the processor into an "idle" (powersaving) mode, where it will remain until the next tick.
Applying DVS
The key to applying DVS in a TTC application is the presence of slack time. Under DVS, tasks-which normally run at the same, fixed, CPU speed-will be stretched to fill the available slack time (see Fig. 1 ). Therefore, the speedsetting policy is determined by the available slack time for each task.
In theory, the available execution time for a task is simply the interval between its release time and the time of the release of the next task (e.g., see Fig. 1 ). However, the overhead of the scheduling algorithm itself must also be considered in practical systems (Fig. 2) . This overhead consists of two key components: speed finding (including task scheduling) and frequency/voltage scaling.
Various techniques for implementing DVS in TTC systems were proposed and explored in two previous studies [27] , [28] . Of these algorithms, a version called "TTC-DVS (Circular Skip)"-which will be referred to here simply as "TTC-DVS"-was found to be the most effective.
Briefly, the TTC-DVS (or "Circular Skip") algorithm is intended for use with periodic tasks. To implement this algorithm, a circular array, which has a size equal to the number of task slots in one complete task cycle, is used to store the required CPU speed for each task. When the system is initialized, the speed-finding procedure will be run for a full task cycle (without dispatching tasks) in order to calculate and store the required speed values. A scheme to synchronize the circular array pointer with task slot will then be run before the scheduler starts (see Fig. 3 ).
Please note that, to determine the required execution speed, we need to know the worst-case execution time (WCET) of each task and the task deadline. In this design, the deadline was assumed to be the time of the next task release, while the WCET information is supplied by the system developer. Please also note that we only switch the speed once per tick interval in order to reduce the overheads. As a result, all tasks in a tick interval will be executed at the same speed. To optimize the speed-setting process, the TTC-DVS algorithm examines the array of task speeds and looks for instances where no speed changes are required between the execution of two consecutive tasks: When such a situation is found, the superfluous "speed-change" step is removed. This change itself reduces power consumption. In addition, when the speed change is removed, this frees up CPU time and-as a consequence-it is sometimes possible to run some tasks at a lower speed.
For further information about this algorithm, please see [27] .
JITTER IN TTC-DVS SYSTEMS
Because the system operates with a variable clock frequency, jitter can occur in TTC-DVS systems. The resulting jitter can be divided into three categories:
. tick drift, . task duration variation, and . scheduling overhead variation. We consider each of these categories in turn in this section.
Tick Drift
In the TTC designs considered in this paper, a clock tick is generated by a hardware timer that is linked to an interrupt service routine [31] . This mechanism relies on the presence of a timer that runs constantly and accurately: In a DVS system, frequency switching is likely to disrupt such timing. For example, in many processors, it takes a variable amount of time for the phase-locked loop (PLL) to lock after the clock frequency is changed and the timer operation is disrupted when the value of the prescaler register is adapted to match the new frequency (see Fig. 4 ).
Task Duration Variation
A direct consequence of DVS is that the task duration is increased if the processor speed is lowered and decreased if the processor speed is raised. This can have major side effects. For example, Fig. 5 illustrates the impact of frequency changes on a system involving data sampling within a task.
As we have previously noted, Cottet and David [6] show that-during data acquisition tasks-jitter rates of 10 percent or more can introduce significant errors.
Scheduling Overhead Variation
The overhead of a conventional (that is, non-DVS) scheduler arises mainly from context switching. In systems employing DVS, we also need to consider frequency/ voltage scaling procedures and-possibly-speed-finding procedures. These procedures make the scheduling overhead of DVS systems comparatively large. Often of greater concern is the fact that these procedures may have a highly variable duration: For example, Fig. 6 illustrates how a TTC-DVS system can suffer release jitter as a result of variations in the scheduler overhead.
THE TTC-jDVS ALGORITHM
In this section, we describe a three-step technique for reducing jitter in systems scheduled using the TTC-DVS algorithm: We will refer to the modified algorithm that results from these changes as "TTC-jDVS."
Adding Tick Compensation
As noted in Section 3.1, the hardware timer in typical processors can give rise to tick drift when DVS is employed. A compensation process is needed to minimize the tick jitter which results from this.
As part of the TTC-jDVS algorithm, we propose a tickcompensation process illustrated schematically in Fig. 7 .
The compensation is carried out within a "sandwich delay," which has a duration set to match the (combined) worst-case execution time of the three stages (voltage scaling, timer adjustments, PLL locking). Note that the PLL is locked after the voltage scaling and timer adjustments are carried out: These calculations are therefore carried out at a known (base) frequency. The timeradjustment process loads new timer values whenever the frequency is changed. Each frequency-switch pair requires different compensation values: In the study described in this paper, these values were obtained (largely by trial and error) and stored in a lookup table. 1 
Adding a Jitter Guardian
It is assumed that it may not be necessary to run all tasks with low jitter. We therefore define "reduced-jitter tasks" (RJTs) as those that must be scheduled to run "jitter free." In this study, we added an RJT flag in the scheduling algorithm to identify such tasks.
Having identified RJTs, the next step is to reduce the variation in scheduler overhead prior to the release of such tasks. To do this, we use a "jitter guardian," again based on a sandwich delay. This is inserted before the RJT release (see Fig. 8 ). The duration of the required delay is based on the maximum scheduler overhead (including frequency and voltage scaling) for the particular set of tasks in the circular array (this is discussed further in Section 4.4). Note that-inevitably-the jitter guardian will reduce the available execution time for tasks and will, therefore, reduce the power-saving performance of the DVS system.
Fixing the Running Speed of RJTs
The final stage of the TTC-jDVS algorithm involves determining the required execution speed of the RJTs. To 1. For reference. In the empirical study described later in this paper, the timer (TMR0) reload value was 10,000. In this case, the range of compensation values required was from À112 to þ186 (that is, the reload values varied from 9,888 to 10,112). deal with the problems caused by variations in the task duration (see Section 3.2), each RJT is run at the same speed every time it is released (see Fig. 9 ). To determine the required running speed, the circular array is first examined to find the maximum speed at which each RJT executes: This speed is then applied every time this RJT is released. The array is then examined again to find the lowest speed at which a task in the slot before the RJT is executed. Using the information about the speed change before the RJT is executed allows the required length of the jitter guardian (delay) to be calculated. Fig. 10 shows a pseudocode representation of the dispatcher function with jitter-compensation incorporated. In the code, the jitter guardian is inserted before the release of RJTs.
The Complete Dispatcher Function

EVALUATING THE TTC-jDVS ALGORITHM
To evaluate the TTC-jDVS algorithm (described in Section 4), a set of representative empirical studies were conducted. The studies are described in this section.
The Hardware Platform
The empirical studies reported in this paper were conducted using a Philips LPC2106 processor. The LPC2106 is a modern 32-bit microcontroller with an ARM7-core which can run-under control of an on-chip PLL-at frequencies from 10 MHz to 60 MHz [29] .
For the purposes of these studies, the LPC2106 was mounted on an Ashling LPC2000 evaluation board [1] . The board provided separate 1.8V (CPU core) and 3.3V (I/O) supply jumpers, making it easy to implement a variablevoltage CPU supply. An external digital to analogue converter (DAC) was controlled by the processor via an SPI interface. This DAC was used to vary the reference voltage on a DC-DC converter, thereby producing the required CPU voltage In these studies, an external crystal oscillator of 10 MHz was linked to a PLL multiplier (1x to 6x) to generate 10, 20, 30, 40, 50, and 60 MHz system clocks. The supply voltage also had six levels, corresponding to the six speed steps. The required voltage level at each speed was determined empirically by measuring the lowest voltage at which the processor still worked properly and then adding a 10 percent safety margin.
Assessing the Impact of TTC-jDVS on Jitter
To explore the impact of the jitter compensation algorithm, we conducted a series of tests using the platform described in the previous section.
Tick Jitter
In order to measure tick jitter, we ran a task using a random clock speed (from 10 to 60 MHz) using TTC-DVS and TTCjDVS. This task was also run with a "standard" TTC architecture [31] at a fixed speed of 60 MHz. In each case, the required tick interval was set at 1 ms and the actual tick intervals were measured. The measurements were made using a National Instrumentation data acquisition card "NI PCI-6035E" [11] , used in conjunction with LabVIEW 6.1 [12] .
No measurable jitter was obtained for the TTC algorithm. For the TTC-DVS algorithm, the measured jitter is illustrated in Fig. 11 : The corresponding test run using the TTC-jDVS algorithm (Fig. 12) shows a significant reduction. Fig. 13 and Fig. 14 illustrate the occurrence of tick jitter taken from 10,000 consecutive samples. Table 1 provides detailed results from this comparison.
Task Jitter
To explore the impact of variable speed on task release jitter, we set up two tasks (see Table 2 ). Task A was an RJT and Task B was a normal task. Task A was run every 2 ms, while Task B was run at the same period but with 1 ms offset. To study the influence of the speed of the preceding task on the RJT, we ran Task B with a random speed (10 to 60 MHz), while the running speed of Task A was fixed for each experiment (again in the range 10 to 60 MHz).
We measured the interval between start times of the RJT: The results are shown in Fig. 15 . Fig. 15 shows that, in this study, average release jitters from TTC-DVS are in the region of +/-230 s, while those of TTC-jDVS are in the region of +/-1 s. Overall, TTC-jDVS reduced the level of release jitter by a factor of approximately 200 when compared with TTC-DVS.
Assessing the Impact of TTC-jDVS on CPU Power Consumption
In order to begin to assess the power-saving ability of the TTC-jDVS algorithm, we again used three schedulers with 1 ms tick intervals (TTC, TTC-DVS, TTC-jDVS), as in the study described in Section 5.1. To compare the power consumption, we created five dummy tasks (Task A to Task E) which utilized between 10 and 90 percent of the available CPU activity (when run at the highest speed) in the tick interval (represented as 0.1 U to 0.9 U in Table 3 ). Each dummy task was implemented using a simple loop, adapted to give the required duration.
Note that, in a TTC design, a designer will usually wish to ensure that the WCET of each task is less than the scheduler tick interval: In this case, the duration of all tasks was less than 1 ms. Note also that Task A was (when scheduled using TTC-jDVS) viewed as an RJT. This task was run every 2 ms in (all systems). The remaining tasks (not RJTs) were run every 8 ms with different offsets.
The execution times and other parameters of this task set are shown in Table 3 .
To perform this empirical comparison, the task sets in Table 3 were executed using TTC, TTC-DVS, and TTC-jDVS algorithms. The average power consumption of the CPU core was measured in each case and is shown in Fig. 16 .
In Fig. 16 , it is clear that the TTC power consumption is almost linearly related to the workload. Also from this figure, we can see that TTC-DVS is the most power-efficient of the algorithms in this study, followed by TTC-jDVS. At less than 0.6 U, all DVS algorithms consume less power than the TTC algorithm. The TTC-DVS algorithm consumes less power than TTC up to 0.8 U, while TTC-jDVS consumes less power than TTC up to 0.7 U.
CASE STUDY: WIRELESS ECG
The studies described in Section 5 used artificial task sets. In a final study, we examined the performance of the three algorithms in a more realistic application. The case study was based on a wireless system for monitoring electrocardiograms (ECGs).
Overview
Briefly, an ECG is an electrical recording that is used for investigating heart disease [8] . In a hospital environment, ECGs normally have 12 leads (standard leads, augmented limb leads, and precordial leads) and are sampled at 250 Hz (minimum). In this study, the wireless ECG design was intended to allow the recording of the three standard leads (Lead I, Lead II, and Lead III) at 500 Hz: This type of recording is often considered to be sufficient for an initial diagnosis. In this study, the electrical signal from the heart was quantized by a 12-bit ADC and all three channels of data were passed to a "HandyCore" [9] Bluetooth module for transmission ("live") to a PC's serial port. The data were then plotted on the PC screen. The interface to the Bluetooth module employs an "RS-232" protocol, which can support baud rates from 2,400-115,200 baud. On the PC, we used LabView 6.1 [12] to create a program for displaying the ECG traces. The program again received ECG data via a PC's serial port at 115,200 baud.
Note that no ECG recordings were made in the study described here. Instead, to allow an accurate measurement of jitter, we used a National Instruments "NI PCI-6035E" [11] and LabVIEW 6.1 [12] to generate 100 Hz sinusoidal signals which were subsequently processed using a passive low-pass filter (500 Hz cutoff). The signals were then sampled by the ECG unit and passed (via the Bluetooth link) to a PC, where they were subsequently analyzed.
The Task Set
All the ECG tasks were periodic and had the characteristics shown in Table 4 . The worst-case execution time was measured using an oscilloscope when the system ran at full speed (60 MHz).
The system's clock tick interval was 1 ms. The Signal Acquisition task was defined as an RJT and ran every 2 ms to meet the requirement of a 500 Hz sampling rate. The Data Transmission task ran at the same period but with a 1 ms offset (to avoid task collisions). The remaining three tasks were executed in the "slack time" after the execution of the Signal Acquisition task.
The overall utilization when the system running was 0.236 U. The utilization during the "Offset 0" slot (see Table 4 ) varied from 0.035U to 0.036U, while the utilization in the "Offset 1" slot was constant at 0.2U.
Comparing Jitter Levels
For assessing jitter in this case study, we ran the ECG application with the three scheduling algorithms measuring the intervals between the start times of the signal-acquisition task, again using the PCI-6035E data acquisition card. Measurements were taken from 10,000 consecutive samples: The results are shown in the form of histograms in Fig. 17 , Fig. 18 , and Fig. 19 . From Fig. 17 , it is clear that jitter measured from the TTC algorithm is approximately +/-0.1 s. The jitter level in the system using TTC-DVS (Fig. 18) is approximately -7.6 s to +9.6 s, while the level for the system using TTC-jDVS (Fig. 19) is from approximately -0.7 s to +0.8 s.
Overall, these results are consistent with the findings from the artificial task set (in Section 5).
Comparing CPU Power Consumption
To compare the power consumption of the CPU core in this study, we used a National Instruments PCI-6035E data acquisition card to measure the current and voltage characteristics of the core.
The average CPU power consumption was found to be 5.498 mW, 8.165 mW, and 15.861 mW for the TTC-DVS, TTC-jDVS, and TTC algorithms, respectively (see Fig. 20 ).
DISCUSSION
In this section, we compare the results obtained in this study with those obtained by other researchers and consider how TTC-jDVS can be applied on a wide range of hardware platforms.
Other Work on Jitter and DVS
In many embedded systems, jitter is found to arise due to clock drift, branching in the code, the scheduling algorithm employed, or as a consequence of the use of specific hardware [35] . In real-time systems, the jitter is mainly considered at task level (e.g., release time) and most concern about task jitter has been in the context of scheduling [19] . For example, standard scheduling algorithms based on fixed timing constraints (e.g., fixed periods and deadlines) can induce jitter if a task is blocked in a high-load situation: To deal with such issues, a range of flexible solutions have been proposed for use at runtime [23] . In distributed systems, reducing the variations in message transmission times can-in some cases-help to reduce the jitter levels [25] .
In all of the above cases, the jitter problems have been considered in the context of systems running with a known, fixed, clock frequency. Significant new problems arise in situations where the clock frequency varies, such as in systems employing DVS.
In the last decade, DVS algorithms have been extensively examined [17] , [21] , [26] , [30] , [34] , [40] , [41] and-as a general rule-have become more efficient, but also more complex. For example, Lee and Sakurai describe how to partition a task into several pieces, allowing the speed of system operation to vary during the time that the task is executing: This is an extension of an original algorithm which assume a fixed operating speed during the task execution [17] . Similarly, in [30] , a complex scheduling algorithm is described which uses information about current and future loading in order to set the CPU speed required to ensure that all tasks will complete by their deadlines.
Such speed-finding processes can be effective, but are also highly complicated. For example, the work described in [42] shows that sophisticated DVS algorithms, such as "Lookahead" and "PID-feedback," have significantly larger DVS scheduling overhead (around 10 times greater than a simple "static DVS" strategy): Such work also suggests that the trade-off between overhead and energy saving performance always needs to be examined carefully. The work in [42] also demonstrates that sophisticated DVS can result in a greater variation of task dispatch times.
In the present paper, we have followed a different approach to jitter reduction. We have started from a very simple (TTC) scheduling algorithm which is known to demonstrate very low levels of task jitter. We have described how to incorporate DVS into this scheduling algorithm (resulting in what we have called TTC-jDVS) in a manner that both reduces power consumption (when compared to TTC) and reduces the measured jitter levels (when compared to TTC-DVS).
Power Consumption Results
Although we have demonstrated good levels of jitter reduction (when comparing TTC-jDVS with TTC-DVS), such reductions are of little value if the savings in CPU power consumption obtained in TTC-DVS are lost when we incorporate the jitter-reduction algorithm.
Looking at the power consumption results obtain in this study (Section 6.4), we note that-inevitably-applications scheduled using TTC-jDVS can be expected to consume more power than those scheduled using TTC-DVS because of the impact of the jitter guardian and the fact that the RJTs run at a higher speed. However, when compared with the TTC algorithm, TTC-jDVS still saves power at both low and medium workloads. For high workloads, where there is no available slack time, TTC-jDVS runs at the highest speed (like TTC), but consumes more power due to the more complex scheduling algorithm. Overall, in the case study, when compared with the TTC power consumption, TTCjDVS showed a reduction of approximately 48 percent.
It is difficult to make a detailed comparison between these results and those from other DVS studies (because the algorithms and application areas vary considerably). However, the available results do suggest that-even with the additional scheduler load required to reduce jitter-the results obtained here are in line with those from other DVS studies. For example, in [21] , using simulations based on real workloads, basic DVS schemes have been shown to reduce the CPU energy consumption of by-on averagearound 54 percent, with a more advanced algorithm (PACE) further reducing CPU power consumption by an additional 20 percent. Other researchers have demonstrated power savings-using advanced DVS schemes (such as feedback-based EDF scheduling)-of up to 64 percent when compared with simple DVS schemes [41] . Similarly, Pering et al. showed their algorithms reduce system energy by about 46 percent while maintaining the peak performance demanded by general purpose systems [26] .
Please note that none of the alternative algorithms mentioned has been designed to reduce jitter levels.
Working with Other Hardware Platforms
The empirical results presented here have been demonstrated only on a single platform. However, this is based on a popular (ARM) core, with the consequence that TTC-jDVS can be directly applied in a wide range of existing microcontrollers and microprocessors (e.g., Intel StrongARM SA11x0, STMicroelectronics STR71x, Philips LPC 2000 series) without difficulty. On other platforms with support for frequency scaling, these techniques can be readily adapted: Such platforms include x86-architecture processors (e.g., AMD: K6-2, K6-3, Duron, Athlon, Intel: Pentium III, Pentium 4, Pentium M), Transmeta Crusoe, Intel XScale, UltraSPARC-III.
More generally, an external frequency scaling device (such as that described in [16] ) allows the techniques described in this paper to be applied with an even wider range of "off the shelf" processors.
The various ARM cores are, of course, also widely used as the basis for SoC designs [7] , [10] . As recent studies have shown, DVS algorithms may be readily applied in such designs [5] , [7] , [18] , [36] . Direct application of the TTCjDVS algorithm in SoC designs is therefore a straightforward proposition.
For more advanced SoC designs, we have the option of moving some of the TTC-jDVS algorithm from software into silicon. For example, conventional microcontroller designs tend to have the inputs to the timers and the CPU clock linked together, meaning that the timer reload values (for the scheduler ISR) must be adjusted when the clock frequency is changed: As we discussed in Section 3.1, this is the main cause of tick drift problems. Such drift can be greatly reduced in SoC designs through the use of a dedicated timer unit which is directly connected (only) to an oscillator/PLL and, therefore, generates precisely timedticks, regardless of the system state.
CONCLUSION
We have previously demonstrated that use of an appropriate Dynamic Voltage Scaling (DVS) algorithm can lead to a substantial reduction in CPU power consumption in systems employing a time-triggered cooperative (TTC) scheduler [27] , [28] . In this paper, we have considered the impact that the use of DVS has on the levels of both clock and task jitter in TTC applications. We have described a modified DVS algorithm (TTC-jDVS) which can be used where low jitter is an important design consideration. We have then demonstrated the effectiveness of the modified algorithm both on a data set made up of artificial tasks and in a more realistic case study. We have compared the results obtained here with those from other studies and considered ways in which TTC-jDVS can be applied using a range of SoC and "off-the-shelf" embedded platforms.
Overall, we conclude that use of DVS is a practical way of reducing CPU power consumption even in embedded systems with severe resource constraints and for which low levels of jitter are an important design consideration.
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